| Course title | Digital Signal Processors |
|---|---|
| Course code | KERS/INSPE |
| Organizational form of instruction | Lecture + Tutorial |
| Level of course | Master |
| Year of study | 2 |
| Semester | Winter |
| Number of ECTS credits | 4 |
| Language of instruction | Czech |
| Status of course | Compulsory-optional |
| Form of instruction | Face-to-face |
| Work placements | This is not an internship |
| Recommended optional programme components | None |
| Lecturer(s) |
|---|
|
| Course content |
|
From algorithms to DSP architecture, categories of DSPs. Computational units of DSP. Analog Devices SHARC processors. DSP program and data memories, addressing modes, principles of direct memory addressing. SHARC instruction set. Floating and fixed point numbers and calculation, computational errors. Connecting DSP to A/D and D/A converters. Booting process and initialization of DSP. Representation of data with finite word length. Effect of quantization to signal processing. Implementation of FIR filters. Implementation of IIR filters. Basics operations. Basic operations of FFT algorithm. FFT - preparing the computation, possibilities of operation savings. Computation of cyclic convolution, filtration in frequency domain. Examples of DSP application: audio signal processing, radars. Modern trends in DSP: VLIW, common architecture's CPU in signal processing application.
|
| Learning activities and teaching methods |
| Monologic (reading, lecture, briefing), Dialogic (discussion, interview, brainstorming), Methods of individual activities |
| Learning outcomes |
|
The goal of this course is to inform students about up to date possibilities of realization algorithms of digital signal processing on digital signal processors (DSP). In the progress of course, attention is paid to correct and efficient implementation algorithms of digital filtration, FFT, correlation, etc. DSP's architecture specifics are also discussed. Students work with development kits with SHARC DSPs from Analog Devices during labs.
Knowledge of architecture of Digital signal processors, implementation and optimalization of signal processing task into DSP hardware from Analog Devices in assembler and C language. |
| Prerequisites |
|
Programming in high level programming language (C/C++ is the best), knowledge in microprocessor's architecture, programming in assembler. Students must also have knowledge of signal processing theory.
KERS/INLOE ----- or ----- KERS/ZNLOE |
| Assessment methods and criteria |
|
Oral examination, Home assignment evaluation, Discussion
The students should attend all labs. Credit requirements: Final project with SHARC development kit - student must realize selected algorithms and write project documentation. Course is finished by oral exam, student must respond to questions from predefined set of topics. |
| Recommended literature |
|
| Study plans that include the course |
| Faculty | Study plan (Version) | Category of Branch/Specialization | Recommended semester | |
|---|---|---|---|---|
| Faculty: Faculty of Electrical Engineering and Informatics | Study plan (Version): Communication and Controlling Technology (2015) | Category: Electrical engineering, telecommunication and IT | 2 | Recommended year of study:2, Recommended semester: Winter |
| Faculty: Faculty of Electrical Engineering and Informatics | Study plan (Version): Communication and Controlling Technology (2016) | Category: Electrical engineering, telecommunication and IT | 2 | Recommended year of study:2, Recommended semester: Winter |
| Faculty: Faculty of Electrical Engineering and Informatics | Study plan (Version): Communication and Controlling Technology (2014) | Category: Electrical engineering, telecommunication and IT | 2 | Recommended year of study:2, Recommended semester: Winter |